1.4 | ||||||
Semiconductor Design Tools | ||||||
home page | ||||||
I've spent several years implementing EDA tools for logic synthesis and other design needs. Semiconductor designs are so large that they must be addressed by automated means, and they are so complex that they require very sophisticated software. Since hardware innovation has been moving so rapidly, EDA software lags critically behind. This section is sensitive to intellectual property issues; I have attached as many links as are reasonable, but much of the material referred to in this section is inaccessible. Presentation of the results of the work applying boundary logic to EDA synthesis is in the BTC Business section |
||||||
boundary math | ||||||
|
||||||
introduction | ||||||
boundary logic | ||||||
notation | ||||||
∆ circuit design | ||||||
architectures | ||||||
numerics | ||||||
imaginaries | ||||||
culture | ||||||
|
||||||
site structure | ||||||
General Description
LOSP/ILOC SYNTHESIS Memos, monographs, and documentation of the Losp/ILOC logic synthesis and optimization system, including abstraction techniques and extensive examples. PUN Pun is the ILOC boundary logic data structure used for circuit design. Structure, usage, and examples of the ILOC internal data structure that facilitates boundary logic optimization of semiconductor designs. DESIGN INNOVATION Boundary logic lends itself to new ways of analyzing and optimizing the behavior of circuits. Much of this work remains trade secret. More to come... |
||||||