

PLACE AND ROUTE LAYOUT DIAGRAMS

William Bricken

May 2002

This memo shows the Comesh block logic placement and routing layout for three functional circuits.

4-adder place and route

5-adder place and route

two FSMs in the same block

4-ADDER PLACE AND ROUTE

William Bricken

April 2002

FEATURES

- uses a 5x16 rectangular-comesh block
- is carry look-ahead
- is composable
- quick and obvious layout
- likely to be some parity errors, won't effect layout
- page orientation only for convenience
- ordering of cells and empty cells an artifact of convenience
- draft visual only, not intended as a specification document

LEGEND

$gi = ((ai)(bi))$ = $ai \& bi$

$pi = ai \text{ } bi$ = $ai \vee bi$

$ci = \text{carry}$

$xi = ((ai \text{ } bi)((ai)(bi)))$ = $ai \text{ XOR } bi$

-name: select input inverter for this input

exotic-names: parts of the lookahead logic

X-between-cells: pair of cells used to form XOR (tier 5 only)

III-between-cells: neighbor 2NAND used to create breadth

name-: only on pppc-, to remind that it is in reversed polarity

same-name-on-each-side-of-cell: pass-through

a0	g0	-g0 p0	x0	x0	x0	x0	x0	s0
a1	g1	-g1 p1	x1	x1	x1	x1	c0	
a2	g2	-g2 p2	x2	x2	x2	x2	x1	
a3	g3	-g3 p3	x3	x3	x3	x3	c1	
-a0	p0	p0 c0	pc	p2 p3	pp2		x2	
-a1	p1	p1 g0	pg0	p3	p3		c2	
-a2	p2	p2 g1	pg1	pg1 p3	ppg1		x3	
-a3	p3	p3 g2	pg2	-pg2 -g3	gpg2		x	
		p3	p3	-pc	ppc	pppc	-pppc	
		p2	p2	p1 p2	ppc-	pp2	-pppc	
		p1	p1	pg0 p2	ppg0	ppg0	-pppg0	
		g3	g3	-pg1 -g2	gpg1	-ppg1	-gpgppg1	
		g2	g2	pc p1	ppc	-ppc-	-ppg0	
		g1	g1	-pg0 -g1	gpg0	-gpg1	c3	
		g0	g0	-pc -g0	c1	-ppc	-gpg0	
c0	c0	c0	c0	c0	c1	c1	c1	

5-ADDER PLACE AND ROUTE

William Bricken

May 2002

PAGE 1: block-5add simply routes the 5bit adder logic through one block, using some neighbor sharing (5 cases) and some pass-through (7 cases). No feed-up. Carry from lookahead logic must go from lower logic block into upper bit block, presumably though superblock interconnect.

PAGE 2: block-5add-w includes the input line mux constraints, giving the following line usage:


```
incoming 11
tier 1-2 20
tier 2-3 18
tier 3-4 18
tier 4-5 18
out      6
```

PAGE 3: block-5add-wp adjusts the polarities of signals, giving this inversion usage:

```
incoming 14
tier 1-2 24
tier 2-3 10
tier 3-4  4
tier 4-5  3
out      1
```

Notation:

id	names which hint at lookahead logic gi = ai AND bi = ((ai)(bi)) ni = ai NOR bi = (ai bi) xi = ai XOR bi = ((ai bi)((ai)(bi))) rest are OR combinations
-id	use inverter
	use neighbor sharing
X	xor using neighbor
(id)	output is inverted wrt id-semantics



a_0	g_0	$-g_0$	x_0	x_0	s_0	s_0
b_0		$-n_0$		s_0	s_1	s_1
a_1	g_1	$-g_1$	x_1	c_0		
b_1		$-n_1$				
a_2	g_2	$-g_2$	x_2	x_1	n_4	x_2
b_2		$-n_2$			$n_{32}g$	
a_3	g_3	$-g_3$	x_3	x_1	n_4	x_2
b_3		$-n_3$			$n_{30}c$	c_2
a_4	g_4		c_0	n_3	x_4	x_3
b_4			c_0	$n_{21}g$	x_4	x_3
			g_0	$n_{31}g$	x_3	s_3
			n_{0c}	$n_{21}g$		
$-a_0$	n_0	n_2		x_3	gn_1g	x_4
$-b_0$					$n_{10}c$	
$-a_1$	n_1	g_1	n_{2g}	x_3	gn_2g	c_4
$-b_1$				$-g_4$	gn_2g	
$-a_2$	n_2	g_2	n_3g	$-n_4$		
$-b_2$		n_3	n_3	x_4		
$-a_3$	n_3	g_3	n_4g	n_4	$n_{21}g$	
$-b_3$		n_4	n_4		$n_{20}c$	
$-a_4$	n_4	g_4	g_4	gn_1g	$n_{31}g$	
$-b_4$					$n_{30}c$	
$-a_3$	n_3	n_1	$n_{10}c$	gn_2g	$n_{31}g$	
$-b_3$		n_{0c}			$n_{30}c$	
$-a_0$		n_3	n_3	g_2	gn_3g	
$-b_0$				n_3g	gn_3g	
c_0			n_{21}	gn_4g		
			n_{0c}		gn_4g	
a_0	g_0	n_{21}	$n_{21}g$	g_4	$n_{41}g$	
b_0		g_0		n_4g	gn_4g	
c_0	c_0	g_0	n_{1g}	n_4	gn_4g	
				n_4	gn_4g	
				n_{2g}	$n_{42}g$	
					$n_{41}g$	
					$n_{40}c$	c_5

a_0	g_0	$-g_0^0$	x_0	x_0	s_0	s_0	s_0
b_0		$-n_0$					
a_1	g_1	$-g_1^1$	g_1	x_1	c_0	s_1	s_1
b_1		$-n_1$					
a_2	g_2	$-g_2^2$	(g_2)	x_2	x_1	(n_4)	x_2
b_2		$-n_2$				$(n_{32}g)$	
a_3	g_3	$-g_3^3$	(g_3)	x_3	$-(c_1)$	$-n_4$	x_3
b_3		$-n_3$				$-n_{30}c$	$-(c_2)$
a_4	g_4	c_0	c_0	(n_3)	$(n_{31}g)$	x_4	x_3
b_4				$(n_{21}g)$	$(n_{21}g)$	x_4	X
		$-g_0^0$	(c_1)	x_2	x_2	x_3	s_3
		$-n_{0c}$					$-(c_3)$
$-a_0$	n_0	$-n_2$		x_3	x_3	(gn_1g)	x_4
$-b_0$			(n_2g)			$-n_{10}c$	
$-a_1$	n_1	$-g_1$		x_4	(gn_2g)	(gn_2g)	X
$-b_1$			(n_4)	(n_4)			s_4
$-a_2$	n_2	$-g_2$	(n_3g)	$-g_1$	(gn_1g)	$(n_{21}g)$	
$-b_2$		$-n_3$	(n_3)	$-(n_1g)$		$-n_{20}c$	$(n_{21}gn_{20}c)$
$-a_3$	n_3	$-g_3$	(n_4g)	(g_2)	(gn_2g)	$(n_{31}g)$	
$-b_3$		$-n_4$	(n_4)	$-(n_2g)$		$(n_{30}c)$	$(n_{31}gn_{30}c)$
$-a_4$	n_4	g_4	g_4	(g_3)	(gn_3g)	(gn_3g)	
$-b_4$				$-(n_3g)$	n_3g	$(n_{32}g)$	$(gn_3gn_{32}g)$
$-a_3$	n_3	$-n_1$	$(n_{10}c)$	$-g_4$	(gn_4g)	(n_4)	
$-b_3$		$-n_{0c}$			$(n_{31}g)$	$(n_{41}g)$	
$-a_0$		n_3	n_3	$n_{10}c$	$n_{10}c$	(n_4)	
$-b_0$						(n_{3g})	$(n_{43}g)$
n_{0c}		$-n_{21}$	$(n_{20}c)$	n_4	n_4	(gn_4g)	
c_0		$-n_{0c}$				(gn_4g)	
a_0	g_0	$-n_{21}$	$(n_{21}g)$	(n_3)	$(n_{30}c)$		$(gn_4gn_{43}g)$
b_0		$-g_0$		$(n_{20}c)$	$n_{20}c$		$(n_{42}g)$
c_0	c_0	$-g_0$	(n_1g)	$-n_3$	$(n_{32}g)$	x_2	$(n_{41}g)$
		$-n_1$		(n_2g)		x_2	$(n_{40}c)$
							(c_5)

TWO FSMS IN THE SAME BLOCK

William Bricken

May 2002

Two small FSMs (MCNC dk27 and s27) sharing the same input in the same block.

Not intended to illustrate dense packing of block resources.

Feedback from registers is illustrated. 6 registers are being used, feed-back to several tiers.

Line usage:

incoming	14*
tier 1-2	15
tier 2-3	16
tier 3-4	18
tier 4-5	11
out	3

Some inputs use to line to meet input mux constraint.

Several signals are passed through to lower tiers.

Registers are connected to a long line, not only to their bit slice.

Notation:

id	names are integers
!id	register
-id	use inverter
	use neighbor sharing
X	xor using neighbor
<>	mux using neighbor
(id)	output is inverted wrt id-semantics

